COMPUTER SCIENCE AND ENGINEERING
DIGITAL LOGIC
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
Changes state
|
|
|
Invalid
|
|
|
No change
|
|
|
None of the above
|
Detailed explanation-1: -However, if both the J and K inputs are HIGH at logic “1” (J = K = 1), when the clock input goes HIGH, the circuit will “toggle” as its outputs switch and change state complementing each other. This results in the JK flip-flop acting more like a T-type toggle flip-flop when both terminals are “HIGH”.
Detailed explanation-2: -If both inputs of JK flip flop are same, then it acts as T flip flop. If both the inputs are low, then the output will be same as the previous output. If both the inputs are high, then the output will be complement of the previous output.
Detailed explanation-3: -Detailed Solution. In the above truth table when J = K = 1, its output is toggled.
Detailed explanation-4: -At t5, when J is LOW, K is HIGH; the clock is going positive, the flip-flop resets, Q goes LOW, and Q goes HIGH.
Detailed explanation-5: -What is the advantage of the JK Flip-Flop? If inputs J and K have high inputs assigned to them, the output Q toggles between the high and two states. As a result, there are no ambiguous states, and the JK Flip-Flop can operate as a set/reset flip-flop.