COMPUTER SCIENCE AND ENGINEERING
DIGITAL LOGIC
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
Not Gate
|
|
|
Nor Gate
|
|
|
And Gate
|
|
|
Or Gate
|
Detailed explanation-1: -NOT Gate: You may simply connect the two inputs in the NAND gate together to create a NOT Gate from the NAND Gate. Since the two inputs of the NAND gate are connected, only two input combinations can be used. The NAND Gate will emit a LOW if any input is HIGH. The NAND gate would be output HIGH if all inputs are LOW.
Detailed explanation-2: -Being that it is quite easy to employ NAND and NOR gates to perform the inverter (NOT) function, it stands to reason that two such stages of gates will result in a buffer function, where the output is the same logical state as the input.
Detailed explanation-3: -A NOT gate is made by joining the inputs of a NAND gate together. Since a NAND gate is equivalent to an AND gate followed by a NOT gate, joining the inputs of a NAND gate leaves only the NOT gate.
Detailed explanation-4: -So, The output of an OR gate is connected to both the inputs of a NAND gate. The combination will serve as NOR Gate. Hence the correct answer is option 4.