COMPUTER SCIENCE AND ENGINEERING
DIGITAL LOGIC
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
Setup time
|
|
|
Hold time
|
|
|
Clock time
|
|
|
None of the above
|
Detailed explanation-1: -The input must be stable for some small amount of time prior to being sampled by the clock. This amount of time is called setup time. Setup time is the amount of time required for the input to a Flip-Flop to be stable before a clock edge.
Detailed explanation-2: -Setup and hold checks are the most common types of timing checks used in timing verification. Synchronous inputs (e.g. D) have Setup, Hold time specification with respect to the clock input. These checks specify that the data input must remain stable for a specified interval before and. after the clock input changes.
Detailed explanation-3: -Explanation: A clock must be used along with synchronous control inputs to trigger a change in the flip flop. These flip – flops may be edge – triggered or level – triggered. A change should occur only when the clock changes from 0 to 1 or vice versa.
Detailed explanation-4: -The setup time is the minimum amount of time before a rising clock edge occurs that a signal must arrive at the input of a flip-flop in order for the flip-flop to latch the data correctly.