COMPUTER SCIENCE AND ENGINEERING
DIGITAL LOGIC
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
Level Triggered
|
|
|
Edge Triggered
|
|
|
Clock Signals
|
|
|
None of the above
|
Detailed explanation-1: -Master–slave flip-flops are referred to as level-triggered or pulse-triggered bistable because the input data is read during the entire time that the input clock pulse is at a HIGH level.
Detailed explanation-2: -The difference between a latch and a flip-flop is that a latch is level-triggered (outputs can change as soon as the inputs changes) and Flip-Flop is edge-triggered (only changes state when a control signal goes from high to low or low to high).
Detailed explanation-3: -An edge triggered flip-flop (or just flip-flop in this text) is a modification to the latch which allows the state to only change during a small period of time when the clock pulse is changing from 0 to 1. It is said to trigger on the edge of the clock pulse, and thus is called an edge-triggered flip-flop.
Detailed explanation-4: -Gated SR Flip-flop So a Gated Bistable SR Flip-flop operates as a standard bistable latch but the outputs are only activated when a logic “1” is applied to its EN input and deactivated by a logic “0”.