ARM PROCESSOR
ARCHITECTURE OF 8085
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
SPSR
|
|
|
CPSR
|
|
|
PC
|
|
|
None of the above
|
Detailed explanation-1: -The Current Program Status Register (CPSR) holds processor status and control information: the APSR, see The Application Program Status Register (APSR) the current instruction set state, see ISETSTATE.
Detailed explanation-2: -The CPSR (current programme status register) on ARMv6/ARMv7 keeps track of four status bits: negative (N), zero (Z), carry (C), and overflow (O) (O). These bits can be utilized to execute following instructions conditionally. The bits are set according to the most recent ALU instruction with the unique “s” suffix.
Detailed explanation-3: -The Current Program Status Register is a 32-bit wide register used in the ARM architecture to record various pieces of information regarding the state of the program being executed by the processor and the state of the processor.
Detailed explanation-4: -Current Program Status Register (CPSR)
Detailed explanation-5: -The PSRs are subdivided into three status registers: Application Program Status register (APSR) Interrupt Program Status register (IPSR) Execution Program Status register (EPSR)