DMA CONTROLLER
ARCHITECTURE OF 8085
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
3
|
|
|
4
|
|
|
5
|
|
|
6
|
Detailed explanation-1: -The DMA controller transfers data from one address to another, without CPU intervention, across the entire address range. For example, the DMA controller can move data from the ADC conversion memory to RAM. Devices that contain a DMA controller may have up to eight DMA channels available.
Detailed explanation-2: -A DMA controller can generate memory addresses and initiate memory read or write cycles. It contains several hardware registers that can be written and read by the CPU. These include a memory address register, a byte count register, and one or more control registers.
Detailed explanation-3: -Explanation: The two common registers for all the four channels of DMA are mode set register and status register.
Detailed explanation-4: -The DMA controller usually has 5 registers: block length register. source address register. destination address register. byte counter.