INTERRUPT PROGRAMMING
ARCHITECTURE OF 8085
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
TRAP
|
|
|
RST 6.5
|
|
|
RST 7.5
|
|
|
RST 5.5
|
Detailed explanation-1: -Non-Maskable Interrupts are those which cannot be disabled or ignored by microprocessors. TRAP is a non-maskable interrupt. It consists of both level as well as edge triggering and is used in critical power failure conditions.
Detailed explanation-2: -TRAP of 8086 is an example of Non Maskable interrupt.
Detailed explanation-3: -The 8086 has two hardware interrupt pins, i.e. NMI and INTR. NMI is a non-maskable interrupt and INTR is a maskable interrupt having lower priority. One more interrupt pin associated is INTA called interrupt acknowledge.
Detailed explanation-4: -A trap is a synchronous interrupt triggered by an exception in a user process to execute functionality. Exception conditions like invalid memory access, division by zero, or a breakpoint can trigger a trap in an OS. A trap changes the mode of an OS to a kernel routine.