Vrinda is wondering if a system can show the following behavior.Whenever a clock signal arrives, the count is increased by 2 on the positive edge and it decreases by 1 on the negative edge. If the system operates for 5 clock cycles, then the final state of the system is(assume that clock pulse count starts with one)

MICROPROCESSOR BASICS

Please wait while the activity loads.
If this activity does not load, try refreshing your browser. Also, this page requires javascript. Please visit using a browser with javascript enabled.

If loading fails, click here to try again

Question [CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]

Vrinda is wondering if a system can show the following behavior.Whenever a clock signal arrives, the count is increased by “2” on the positive edge and it decreases by “1” on the negative edge. If the system operates for 5 clock cycles, then the final state of the system is(assume that clock pulse count starts with one)

A	3
B	4
C	6
D	5
E	7

Explanation:

There is 1 question to complete.

MICROPROCESSOR AND MICROCONTROLLER

INTRODUCTION TO MICROPEOCESSOR

MICROPROCESSOR BASICS