INTRODUCTION TO MICROPEOCESSOR
MODEL OF MICROPROCESSOR
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
It is an edge triggered input, which causes an interrupt request to the microprocessor.
|
|
NMI
|
|
|
INTR
|
|
|
INTA
|
|
|
ALE
|
Explanation:
Detailed explanation-1: -It is an edge triggered input, which causes an interrupt request to the microprocessor.
Detailed explanation-2: -MN/MX is an input pin used to select one of this mode. When MN/MX is high the 8086 operates in minimum mode . In this mode the 8086 is configured to support small single processor system using a few devices that the system bus . When MN/MX is low 8086 is configured to support multiprocessor system.
Detailed explanation-3: -The 8086 has two hardware interrupt pins, i.e. NMI and INTR. NMI is a non-maskable interrupt and INTR is a maskable interrupt having lower priority. One more interrupt pin associated is INTA called interrupt acknowledge.
There is 1 question to complete.