MEMORY ORGANIZATION IN 8051
ARCHITECTURE OF 8085
|
Question
[CLICK ON ANY CHOICE TO KNOW THE RIGHT ANSWER]
|
|
|
Three
|
|
|
Six
|
|
|
Ten
|
|
|
Eight
|
Detailed explanation-1: -A total of 32 bytes of RAM are set aside for the register banks and the stack. These 32 bytes are divided into four register banks in which each bank has 8 registers, R0–R7.
Detailed explanation-2: -In all members of the 8051 family, the first 32 bytes of DATA memory (0x00-0x1F) is grouped into 4 banks of 8 registers each. Programs access these registers as R0-R7. The register bank is selected by two bits of the program status word, PSW.
Detailed explanation-3: -8051 has 32 general-purpose registers and the size of each register is 8-bit. It has two 16-bit registers and they are the data pointer (DTPR) and the program counter (PC).
Detailed explanation-4: -Explanation: The registers, PSW, TCON and Accumulator are 8-bit registers.